Analog Mixed-Signal Designer

You will be part of our R&D team developing analog mixed-signal integrated circuits. We are looking for an engineer with theoretical knowledge and practical experience to contribute to our growing team. You will work as part of the design team with people with a wide variety of backgrounds.

Responsibilities

• Develop block level analog specifications

• Review and keep-up with industry high-speed IO standards

• Identify and refine circuit architectures for optimal power, area, and performance targets

• Propose design and verification strategies that efficiently use simulator features to ensure best design quality

• Oversee physical layout to minimize parasitic effects

• Present simulation data for peer and customer review

Qualifications

• In-depth familiarity with transistor level circuit design - excellent CMOS design fundamentals

• Detailed design experience with some of the following circuit blocks: High speed ADC, DAC, LNA, PA, Mixer, PLL, DLL, Linear Regulators and Bangap References

• Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture

• Familiarity with custom digital design

• Knowledge of SPICE simulators and simulation methods

• Experience with tools for schematic entry, physical layout, and design verification

• Knowledge of ESD, latchup, parasitic layout effect, DFM practices and issues

• Hands-on experience with physical layout of high-speed circuits is a plus

• Experience with TCL, Perl, C, Python, MATLAB, or other scripting languages is desired

• Concise and clear communication and documentation skills

Physical Layout Designer

We are looking for an analog mixed-signal physical design engineer with a strong technical background in full custom layout techniques in deep sub-micron CMOS technologies.  You will be part of our R&D team developing analog mixed-signal integrated circuits.

Responsibilities

• Create custom block-level layouts

• Perform floor planning, abstract view generation, RC extraction and layout-vs-schematic verification

• Perform physical design automation and scripting

• Work closely with the design team to improve the design's overall performance

Qualifications

• Possess a Bachelor’s degree in an EE/CE/CS related discipline

• Extensive knowledge and hands on industry experience in top level, block and cell level layout of RF/analog/mixed-signal circuits

• Experience with various CAD layout and schematic tools

• Knowledge of signal integrity issues (i.e. clock/data routes, differential routing, shielding, etc.) and design for reliability

• Aware of layout techniques to improve ESD and latchup issues

• Experience with TCL, Perl, C, Python, or other scripting languages is a plus

• Good communication and documentation skills

Digital Design Engineer

We are looking for self-driven, highly motivated, and innovative digital design engineers with strong theoretical and practical background in high-speed digital circuit design. You will be working as part of a highly experienced mixed-signal design team. You will participate in all phases of digital design, verification, physical design and validation. 

Responsibilities

• RTL coding and architecture development of high-speed digital circuits

• Analog blocks behavior modeling

• Design verification

• Interact with back-end design teams on STA constraints, Synthesis, ATPG and PnR

• Define and debug DFT structures in the designs

• Interface with customers on design integration

Qualifications

• Experience in architecting and designing high-speed digital circuits in Verilog and/or System Verilog

• Experience in writing test plans and familiarity with code quality metrics

• Experience in DFT design methodologies and in high-speed digital & mixed-signal design

• Experience in TCL, Perl, C, Python, MATLAB, or other scripting languages

• Hands-on experience with design tools and digital verification environments

• Excellent analytical and problem solving skills along with an attention to details

• Good communication and documentation skills

Apply